

FLT WIRED-OR + GROUND TIE

The diagram illustrates a circuit for a fault line (FLT) with a wired-OR configuration and a ground tie. A V3P3 supply is connected to a 4.7kΩ resistor (RFLTC) and a 1nF capacitor (CFLTC). The other end of the resistor is connected to a green line labeled 'FLT' which has a green triangle symbol. This green line is also connected to a green line labeled 'AGND' which has a green triangle symbol. A red line labeled 'RAGTC' with a red triangle symbol is connected to 'AGND' and 'DGND'. 'DGND' is connected to a red ground symbol.

[illegible]

CAN-CARD-88

Pin	Signal	Pin	Signal
1	PWM0	68	PWM0
2	PWM1	69	PWM1
3	PWM2	70	PWM2
4	PWM3	71	PWM3
5	PWM4	72	PWM4
6	PWM5	73	PWM5
7	PWM6	74	PWM6
8	PWM7	75	PWM7
9	PWM8	76	PWM8
10	PWM9	77	PWM9
11	PWM10	78	PWM10
12	AIN0	79	AIN0
13	AIN1	80	AIN1
14	AIN2	81	AIN2
15	AIN3	82	AIN3
16	AIN4	83	AIN4
17	AIN5	84	AIN5
18	AIN6	85	AIN6
19	AIN7	86	AIN7
20	AIN8	87	AIN8
21	AIN9	88	AIN9
22	AIN10		
23	AIN11		
24	AIN12		
25	AIN13		
26	AIN14		
27	AIN15		
28	AIN16		
29	AIN17		
30	AIN18		
31	AIN19		
32	AIN20		
33	AIN21		
34	AIN22		
35	AIN23		
36	AIN24		
37	AIN25		
38	AIN26		
39	AIN27		
40	AIN28		
41	AIN29		
42	AIN30		
43	AIN31		
44	AIN32		

AGND_2

V3P3

V15

GND

ROLE1

CAN_RX

CAN_TX

LINK_RX

LINK_TX

DRV_RDY

EN_B

EN_A

CONN-CARD-88

SWD + BOOT

RCARDBOOT

BOOT0_CARD CARD DGND

10kΩ

V3P3

JSWDCARD

VCC GND CLK RST

1 2 3 4 5

SWDIO_CARD SWCLK_CARD

DGND NRST_CARD

HDR-1x5-2.54

CCARDRST

NRST_CARD DGND

100nF

ANALOG MID-RAIL

The schematic diagram illustrates the Analog Mid-Rail circuit. It features a TLV9061-class op-amp with its non-inverting input (INN) connected to a voltage divider formed by RAVH (10kΩ) and RAVF (10kΩ) connected to V3P3 and AGND respectively. The inverting input (INP) is connected to a voltage divider formed by RAVI (4.7Ω) and RAVMID (100nF) connected to AVREF_MID and AGND respectively. The output (OUT) is connected to a feedback network consisting of RAVL (10kΩ) and CAVF (2.2nF) connected to the output and AGND respectively. The op-amp is powered by V3P3 and AGND. The output of the op-amp is labeled UAVB_OUT.

ROLE STRAPS

The diagram illustrates the 'ROLE STRAPS' circuit. It features two 10kΩ resistors. The first resistor is connected to V3P3 on one end and RROLE0 on the other. The second resistor is connected to RROLE1 on one end and ROLE1 on the other. The label 'ROLE0' is placed near the RROLE0 connection, and 'ROLE1' is placed near the ROLE1 connection.

DC-Modules — Control Card (GD32G553VET6, one card for both converter roles)	Rev D.1
30/60 kW module · Control card board · sheet 3 of 3 · role-agnostic: AC-DC or DC-DC slot via ROLE straps 8 sections · 37 wired clusters · 45 symbols · cross-section links are net labels	generated 2026-09-08 LCSC: calculations/out/bom-control-card.csv